Update Hardware SPI & UEXT page
This commit is contained in:
parent
7289d6931e
commit
a88f4186b8
8 changed files with 27 additions and 68 deletions
|
@ -1,28 +1,20 @@
|
|||
!!! notice
|
||||
***Preliminary Info***
|
||||
|
||||
RK3399 has SPI controller with following features:
|
||||
|
||||
- 6 on-chip SPI controllers
|
||||
RK3399 has 6x SPI controllers with the following features:
|
||||
|
||||
- Support master and slave mode, software-configurable
|
||||
|
||||
- DMA-based or interrupt-based operation
|
||||
|
||||
- Embedded two 32x16bits FIFO for TX and RX operation respectively
|
||||
|
||||
On Helios64 the bus are divided into three types: unused, system (internal bus) and user application (external)
|
||||
On Helios64, the buses are divided into three types: *Not Available*, *System* (internal bus) and *User* (external bus).
|
||||
|
||||
| Bus | Usage | Remarks |
|
||||
|-----|-------|-----------|
|
||||
| 0 | Not Used | |
|
||||
| 0 | Not Available | |
|
||||
| 1 | System | Bootable SPI Flash |
|
||||
| 2 | External | User Application |
|
||||
| 3 | Not Used | |
|
||||
| 4 | Not Used | |
|
||||
| 2 | User | User Application |
|
||||
| 3 | Not Available | |
|
||||
| 4 | Not Available | |
|
||||
| 5 | System | Reserved for Production use only |
|
||||
|
||||
|
||||
## Internal Bus
|
||||
|
||||
| Bus | Chip Select | Device | Remarks |
|
||||
|
@ -30,7 +22,6 @@ On Helios64 the bus are divided into three types: unused, system (internal bus)
|
|||
| 1 | 0 | W25Q128JV | Bootable SPI Flash |
|
||||
| 5 | 0 | W25X20CL | SATA Controller ROM |
|
||||
|
||||
|
||||
### Bootable SPI Flash
|
||||
|
||||
Helios64 is equipped with [Winbond W25Q128JV 3V 128M-Bit Serial Flash Memory](https://www.winbond.com/hq/product/code-storage-flash-memory/serial-nor-flash/?__locale=en&partNo=W25Q128JV)
|
||||
|
@ -38,15 +29,14 @@ as a Bootable SPI NOR Flash.
|
|||
|
||||
This flash contains
|
||||
|
||||
- preloader & bootloader
|
||||
- Preloader & bootloader
|
||||
|
||||
| Binaries | Offset | Remarks |
|
||||
|----------|--------|---------|
|
||||
| Preloader | 0x0040 | U-Boot TPL & SPL |
|
||||
| Bootloader | 0x4000 | U-Boot & ATF |
|
||||
|
||||
- electronic nameplate data in Security Register
|
||||
|
||||
- Electronic nameplate data in Security Register
|
||||
|
||||
## External Bus
|
||||
|
||||
|
@ -54,7 +44,9 @@ This flash contains
|
|||
|-----|-------------|---------|
|
||||
| 2 | 0 | User Application |
|
||||
|
||||
SPI Bus for user application is exposed on [UEXT Connector (P2)](/helios64/uext)
|
||||
SPI Bus for user application is exposed on [UEXT header (P2)](/helios64/uext)
|
||||
|
||||

|
||||
|
||||

|
||||
|
||||
|
@ -65,19 +57,4 @@ SPI Bus for user application is exposed on [UEXT Connector (P2)](/helios64/uext)
|
|||
| 9 | SCK |
|
||||
| 10 | SSEL |
|
||||
|
||||
The pin voltage level is 3.3V
|
||||
|
||||
|
||||
## Usage in Linux
|
||||
|
||||
### Enable SPIDEV in device tree
|
||||
|
||||
To make SPI device accessible by user space application, we need to create a device tree node.
|
||||
After the node has been created, user application can access the device at
|
||||
|
||||
`/dev/spidev5.0`
|
||||
|
||||
!!! note
|
||||
*To Be Updated*
|
||||
|
||||
|
||||
**Note:** The pin voltage level is 3.3V.
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue